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Abstract 
 This paper will discuss about the proposed hardware logic type digital controller for on-board SMPS 
which has a very small time-delay in control loop. Experimental results of the load current change 
experiment and the frequency characteristic of open loop transfer function has been described respec-
tively. These results reveal the validity of the proposed technique.    
 
Introduction 
 Digital electronic products have been spreading quickly by the advancement of the integrations tech-
nologies. ICs, DSPs and FPGAs require a high performance and a high speed due to the trend. Along 
with the situations, the power consumption is increasing. To suppress the power consumption, the 
power supply voltage is getting lower toward to sub 1V. Because of the severe voltage margin by the 
lower power supply voltages, special SMPS, point of load (POL) is disposed very near to the load.  
The requirements of POL are relative low output voltage with large output current, high load change 
response, high-efficiency, low cost and etc. Also, the control circuit of POL is required to be high ac-
curate, high speed, adaptive and low cost.  
In these days, robustness or flexible controls for versatile conditions are demanded which cannot ac-
complished with analog control circuit. For the control purpose, pulse width modulation (PWM) con-
trol is a one of appropriate technique. Digital control or DPWM can accomplish robust and flexible 
power control with soft-tuned parameters and will become popular control technique [1-12]. Although, 
there are some disadvantages in cost and speed, against analog control circuit. We had proposed hard-
ware-logic based digital PWM control circuit is effective to such requirements [13, 14]. In this paper, 
the proposed DPWM control method's principles of operation and circuit configurations are described 
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At the timing of the latch signal is becoming high, y1(k-1) is latched to y2(k-1) as 
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From above equations, Eq.(1) can be transformed to  
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Memory 3 and memory 4 store a and b, respectively.  
In (5), -a b  in the term k is pre-calculated in the term k-1 and the obtained value becomes the initial 
value of programmable counter of the term k. And, address’ which indicates address of memory 2 is 
incremented with system clock and u(k) is called from memory 2, simultaneously.  
 
bakyaddress −+= )(' 1  (8) 
 
From (5) and (8), 
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Therefore, u(k) is determined as soon as EO is sensed. 
 
DPWM resolution 
DPWM resolution is decided by value of the bit of memory 2. Therefore, it can be changed DPWM 




Some experiments are performed to verify the scheme. The proposed control system with prototype 
circuit is shown in Fig. 5. The digital controller part is designed with FPGA Altera Cyclone IV. The 
total number of logic elements is 163 including all of the memory sections. Figure 6 shows experimen-
tal waveforms. All memory blocks, memory 1, memory 2, memory 3 and memory 4, are including in 
the logic elements. Texas Instruments DAC900 is used as DAC. Liner Technology LT1719 is used as 
analog comparator. Microchip MCP14628 is used as driver. The DC-DC converter topology is basi-
cally same as buck converter in Fig.2. The experimental conditions are shown in Table I.  Vref+ is the 
maximum output voltage of DAC . During sensed output voltage EO > Vref+ , PWM signal becoming 
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